Physical Design and Verification Engineer Responsible for RTL to GDSII Physical Design Implementation, including synthesis, placement, clock tree synthesis, detailed routing, optimization, and physical signoff verification. Requires experience with EDA tools, physical design standards, and automation scripting.