Senior/Staff Design Verification Engineer Develop and debug advanced UVM based test benches, execute RTL verification test/coverage at system level, perform performance and power-aware verification, triage regressions, and debug RTL designs in Verilog and System Verilog. Improve verification processes and methodologies.