Senior ASIC Design Verification Engineer Responsible for architecting and developing verification environments, implementing test plans and cases, verifying designs at block and chip-level, performing RTL code coverage and gate-level simulations, driving new verification methodologies, and mentoring junior engineers.