ACL Digital

Design Verification Engineer

Austin, TX, US

Onsite
Full-time
about 2 months ago
Save Job

Summary

Job Description :: Technical Description Samsung is a world leader in Memory, LCD and System LSI technologies. We are currently looking for exceptional software and hardware talent to join our Samsung Austin R & D Center (SARC) in Austin, TX and our Advanced Computing Lab (ACL) in San Jose, CA. SARC was established in Austin, TX in 2010 to be one of Samsung's strategic investments in high performance low power ARM based device technology. Presently our GPU design teams, located in Austin (SARC) and San Jose (ACL), are developing a GPU that will be deployed in Samsung mobile products. Our System IP team located in Austin (SARC) is working on Coherent Interconnect and memory controller architectures. As a Design Verification Engineer you will contribute to the functional verification of ARM-AMBA Coherent fabrics and LPDDR4/5 memory controllers. This is a hands on role, driving next generation product development with a high level of contribution and knowledge base needs. Key responsibilities include: Learn the architecture and micro architecture by studying specifications and direct interaction with architects and logic designers of the Coherent fabric and LPDDR memory controller. Develop test plans, test benches and tests, creating sequencers, drivers, checkers, and monitors in a UVM environment. Enhance test benches and tests to achieve coverage goals. Create and support test environments for different design hierarchy levels. Support unit and super-unit debug on simulation platforms. Requirements Minimum requirements: BSEE, Computer Engineer or comparable and 2+ years of experience Experienced with verification methodology such as UVM/VMM/OVM. Developed test plans of complex systems containing multiple state machines and protocol rules. Composed functional coverage assertions, preferably using System Verilog. Preferred candidate will possess the following: Exposure to either CPU coherency protocols or DDR memory controllers. ARM-ACE Coherency or LPDDR4/5 experience would be a bonus. Proficient in System Verilog, C++, and Python/Perl scripting Excellent verbal and written communication skills. Samsung provides Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, status as a protected veteran, genetic information, status as a qualified individual with a disability or any other characteristic protected by law.

How strong is your resume?

Upload your resume and get feedback from our expert to help land this job

People also searched: