Responsible for understanding and programming in C, knowledge of Verilog, creating test plans, performing simulations and debugging designs. Requires working knowledge in SOC design and architecture, writing scripts in PERL, Python, or TCL, and familiarity with RTL simulations and silicon bring up.