Senior Design Verification Engineer Greetings From Canvendor!Role: Design VerificationLocation: BangaloreExperience: 5+ yearsJob Description:Extensive experience in executing IP verification or subsystem verification of complex blocks.Proficiency in SystemVerilog (SV), Universal Verification Methodology (UVM), assertions, testbenches,...