ASIC Engineer, Formal Verification Responsible for developing comprehensive formal test plans and conducting formal verification sign-off of complex ASIC blocks. Collaborates with cross-functional teams in software, hardware, ASIC Design, Emulation, and Post-Silicon to ensure silicon success.