SoC Design Verification Engineer Job Title: SoC Design Verification EngineerLocations: Los Angeles, CA or RemoteFull-Time: Salary + Benefits + BonusesResponsibilities Testbench development - System Verilog UVM and C tests Integration/development of C tests/APIs and SW build flow Integration/development of UVM mailboxes and HW/SW co...