Responsible for physical design implementation of custom IP and SoC designs from RTL to GDS, including synthesis, place and route, static timing analysis, and power integrity analysis. Conducts verification and signoff processes, and optimizes designs for power, frequency, and area.