Sr. ASIC & FPGA Verification Engineer Location:
Phoenix, AZ
RESPONSIBILITIES:
Sr Level Experience with UVM/SV testbench environments:
1) writing & debugging testbench components ( ie environments, configuration controls, subscriber units, agents, drivers, monitors, sequencers, sequences, and base tests),
2) writing tests, assertion...