ASIC Design Verification Engineer, Project Kuiper Responsible for implementing a verification environment for testing RTL against reference models, developing detailed test plans, writing tests in C/C++, running formal verification, and participating in system level verification using UVM and System C.