Senior ASIC Verification Engineer Responsible for verifying Memory Management Unit designs, defining verification scope, developing verification infrastructure, collaborating with cross-site teams, and planning strategic direction for testbench methodologies.