Sr. Staff Engineer, ASIC Design Responsible for the design and integration of complex SoCs, optimizing RTL designs, developing verification methodologies, and contributing to design for test (DFT) methodologies. Collaborates with designers to integrate custom blocks into the digital tool flow.