Responsible for ownership of testability, methodology, and execution for assigned projects, including RTL DFT insertion, implementation of Boundary scan, MBIST, SCAN, and SCAN compression. Generates all patterns and works on final test programs for chips.