R&D Engineering, Sr Staff Engineer - IP Verification Experience : 7yrs to 12 yearsExpertise in UVM and System Verilog Experience in verification IP modelling with knowledge of test case coding, scoreboard design, assertions, checkers & functional coverage.Involved & played a driving role in the development of reusable Verification environments...