Design Verification Engineer Responsible for implementing testing infrastructure to validate new core IP or SoC implementations, creating test bench requirements and test cases for multiple state of the art IPs or SoCs, and executing the full verification cycle. Involves hands-on experience in Verilog, SystemVerilog, C/C++ base...