Memory Control Design Engineer Responsible for architecture, design, and deployment of high-speed DDR memory controllers, developing design specifications, delivering RTL, debugging designs, and supporting timing closure and power analysis. Experience with DDR controller architectures and CPU bus architectures is required.