Responsible for R&D projects related to circuit simulation technologies, including event-driven algorithms, circuit partitioning, and optimization techniques. Proficient in C/C++ Unix development and knowledgeable in numerical methods for transistor-level circuit simulation.