ASIC Implementation Engineer - Timing Responsible for front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, and synthesis to build efficient SoC and IP for data center applications. Requires experience with STA tools, full chip timing constraints, AOCV/POCV timing analysis, static timing ana...