Senior Digital Design Engineer Responsible for RTL coding in System Verilog, conducting logical and mixed-signal simulations, optimizing designs for Power, Performance, and Area (PPA), and collaborating with other engineers to ensure integration of digital circuits.