Design Verification Engineer - FPGA - (Sign-on Bonus) The role involves planning, architecting, and developing verification environments using SystemVerilog/UVM and VHDL. Responsibilities include creating self-checking testbenches, developing test plans for FPGA verification, analyzing coverage metrics, mentoring junior engineers, and enhancing verific...