Design Verification Engineer Responsible for pre-silicon verification including establishing DV methodology, developing test-plans, creating verification environments, writing tests, debugging, and ensuring bug-free first silicon for SoC/IP designs. Develops detailed test and coverage plans and executes verification plans.