Space Exploration Technologies
Responsible for digital ASIC and/or FPGA verification at block and system level, including writing and reviewing test plans, executing test plans, running regressions, and contributing to pre-silicon verification, chip bring-up, and post-silicon validation.