ASICS Design Verification Engineer (Santa Clara, CA) Responsible for the complete verification lifecycle of digital power IPs, involving pre-silicon test planning, testbench development using SystemVerilog-UVM, coverage development, assertion model development, formal verification, and automation to improve verification efficiency.