Cxdesign (Correct By Design)
Sr. ASIC & FPGA Verification EngineerResponsible for writing and debugging testbench components, writing tests, assertions, and functional coverage, and performing RTL Debug using UVM/SV testbench environments. Requires extensive experience in ASIC & FPGA Verification.