ASIC Design Verification Engineer Responsible for verifying new silicon designs for Ethernet systems using constrained random design verification methodologies. Collaborates with worldwide design and architecture teams, involving all aspects of design verification while potentially providing technical leadership.