ASIC Design Verification Engineer Responsible for verifying new silicon designs for Ethernet systems, using constrained random verification methodologies with System Verilog and UVM. Collaborates with global design and architecture teams, and drives completion via coverage closure.