Sr. ASIC Design Verification Engineer Responsible for pre-silicon test planning for system interop verification, developing testbenches using SystemVerilog-UVM, coverage development, assertion model development, and formal verification. Involves developing automation to improve verification efficiency.