Carlton National Resources, Inc.
ASIC Design/Verification EngineerVerify ASIC designs using VHDL/Verilog and SystemVerilog, implement SystemVerilog Assertions and use UVM for verification, develop and monitor verification plans, and use scripting languages to streamline workflows while collaborating with design engineers.