ASIC Design Engineer, Technical Leader Responsible for the development of high-performance ASIC designs from specification to tape-out, including micro-architectural definition, Verilog RTL implementation, and collaboration with various teams for the development and validation of next generation ASICs.