Natcast

Verification Engineer

Sunnyvale, CA, US

30 days ago
Save Job

Summary

Natcast (short for The National Center for the Advancement of Semiconductor Technology) is a new, purpose-built, non-profit entity created to operate the National Semiconductor Technology Center (NSTC) consortium, established by the CHIPS Act of the U.S. government.

Working at Natcast represents an opportunity to help extend America’s leadership in semiconductor technology, significantly reduce the time and cost of moving from idea to commercialization, and build and sustain a semiconductor workforce development ecosystem.

These efforts to advance semiconductor technology and seed new industries built on the capabilities of a wide range of advanced chips hold the potential to benefit the country and the world for generations to come.

In this role you will drive semiconductor design excellence by implementing advanced verification methodologies and environments that ensure the quality and reliability of innovative chip designs.

Every day you will collaborate with users and design teams to help setup verification environments, solve complex verification challenges, while optimizing testing frameworks and debug processes that advance America's semiconductor capabilities.

To thrive in this role you must combine deep verification expertise with strong consultative abilities, demonstrating mastery of industry-standard verification languages and methodologies while delivering exceptional technical support.

Natcast, operating the National Semiconductor Technology Center (NSTC) stands at the forefront of America's semiconductor ecosystem. This unique public-private partnership unites industry leaders, academic researchers, and government stakeholders in advancing U.S. semiconductor capabilities through collaborative innovation.

The Verification Engineer role offers an exciting opportunity to shape semiconductor design quality through advanced verification solutions. Supporting complex design initiatives, this position directly impacts the reliability and effectiveness of next-generation semiconductor development.

Responsibilities

  • Consult on, design, and implement verification environments and methodologies
  • Debug complex test failures and issues
  • Develop verification test strategies
  • Implement power-aware verification
  • Drive formal verification initiatives
  • Manage verification tool selection
  • Create comprehensive test coverage
  • Support protocol compliance verification
  • Lead verification process improvement

Required Skills And Experience

  • Master's degree in Electrical/Computer Engineering
  • 7+ years verification experience
  • Expert knowledge of SystemVerilog
  • Strong background in VHDL
  • Experience with UPF and power aware verification environment
  • Expertise in SVA implementation
  • Protocol verification experience (Memory, AXI, PCIe, USB)
  • Experience with formal verification tools/processes
  • Strong debug capabilities
  • Issue tracking and management skills

Preferred Skills And Experience

  • Semiconductor industry experience
  • Multiple protocol expertise
  • Tool development background
  • Verification methodology expertise
  • Technical training capabilities

Ready to advance semiconductor design quality through innovative verification solutions? Join Natcast in developing the methodologies that ensure U.S. technological leadership.

Natcast is an equal opportunity employer. We do not discriminate based on race, color, religion, gender, gender expression, age, national origin, disability, marital status, sexual orientation, military status, or any protected attribute. We encourage qualified candidates from all backgrounds to apply and join us in our mission. If you require accommodation at any stage of the application process due to a disability, please let us know.

We collect and manage personal data in compliance with data privacy regulations and best practices.

How strong is your resume?

Upload your resume and get feedback from our expert to help land this job

People also searched: