Who we are:
At UST, we help the world’s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boundless impact—touching billions of lives in the process. Visit us at www.UST.com
We are looking to fill an ATE Test Development Engineer who has worked on:
Experience: 4+ years of experience
Working location: Penang, Malaysia
The Role : Candidate will be responsible for FPGA implementation and create comprehensive functional test plans for the interface validation of IO controllers. The candidate will execute functional test plans of IP using FPGA hardware & software validation tools, oscilloscopes, & logic analyzers.
The Person : Requires good written and oral communication skills with a Demonstrated ability to communicate with a variety of engineering disciplines and management.
Responsibilities :
- FPGA implementation/timing closure using Xilinx Vivado tools
- Creating simple unit level test bench
- Pre silicon validation via FPGA for emulating the targeted IP sub-system
- Post silicon validation, lab bring up and debug of the targeted IP sub-system
- Root cause analysis and resolving issues encountered either in pre-silicon or post silicon targeted IP sub-system
Preferred Experience & Skill Set:
EDUCATION: B. S. in Electrical Engineering or Computer Engineering
Contact Ms. Anna - WhatsApp: +84935059669
Email: [email protected]