Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design
Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and signoff DRC/LVS closure
Responsible for independent planning and execution of all aspects of physical design including floor planning, place and route, Clock Tree Synthesis, Clock Distribution, extraction, Timing closure, Power and Signal Integrity Analysis, Physical Verification, DFM
Must have participated in all stages of the design (floor planning, placement, CTS, routing, physical verification, IREM)
Well versed with the timing closure (STA), timing closure methodologies
Good Understanding of DRC, LVS,ERC and PERC rule files for lower tech node layout verification
Experience in lower tech node (<5nm)
Leadership experience
Good automation skills in PERL, TCL and EDA tool-specific scripting
Able to take complete ownership for Block/sub-system for complete execution cycle
How strong is your resume?
Upload your resume and get feedback from our expert to help land this job
How strong is your resume?
Upload your resume and get feedback from our expert to help land this job