ASIC Physical Design Engineer Staff Responsible for implementing physical design from RTL to GDSII for large SoC chips, integrating IPs, collaborating on chip floorplan, developing clock networks, and conducting physical design verification. Required to ensure design meets timing, area, and power constraints.